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ABSTRACT
With increasingly high density, today’s integrated circuit chips become sensitive to minor effects
such as temperature and environmental noises, which may lead to unreliable operation. While
circuit reliability can be improved at various design levels, this usually requires additional costs
(such as more area and/or more power consumption). For large-scale circuits, the first step towards
reliability improvement is to do reliability estimation efficiently and accurately. This is followed
by reliability optimization for given cost or budget constraints, which can be done either locally
or globally.
In this thesis, we propose an asymmetrical reliability model (ARM) to do quick reliability
estimation with a high level of accuracy, in comparison with true reliability values produced by
Monte-Carlo simulations. Thanks to its linear-time complexity, this model can be well applied to
large-scale circuits. For instance, for benchmark circuit C7552 with 3512 logic gates, it only takes
a few seconds to estimate the circuit output reliability with an average error of as low as 0.5%.
The only shortcoming of ARM model is that error-free signal probabilities are assumed to be
available, which may not always be the case. This motivates us to develop another method to
estimate both upper and lower bounds of circuit reliability regardless of signal probabilities.
It is also found that the actual average output reliability is strongly correlated with the average
upper bound of reliability. This allows us to do fast analysis on circuit reliability with different
gate reliabilities, and to develop an efficient gate reliability allocation algorithm which assigns
specific reliabilities to individual gates with considerations of given budget constraints. All these
methods are verified through simulation results with benchmark circuits.
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CHAPTER 1. INTRODUCTION
1.1 Background
As electronic device size keeps shrinking, integrated circuits are becoming more sensitive to
unexpected effects (such as temperature variation and background noises), which lead to unreliable
operation. While it is generally true that the higher component reliabilities can promise more
reliable circuits, this comes at exponentially increasing costs (including more area penalty and/or
higher power consumption). Therefore, it is necessary to have a preview of component reliability
assignment under certain cost or budget constraints, before an efficient output reliability evaluation
is conducted. If the circuit could not meet the reliability requirement otherwise, a costly redesign
process would be needed.
For digital combinational circuits, the only components considered are logic gates, assuming all
wire connections are 100% reliable. Then the problem becomes: 1. How to do general allocation
of logic gate reliabilities before the design within certain budgets. 2. How to evaluate output
reliabilities after the design accurately and efficiently.

1.2 Previous work
As for reliability estimation, researchers have already done a lot of work which provide fast and
approximate results, as reported in [1]. Monte-Carlo simulation is considered as a typical method
for circuit performance estimation and reliability evaluation, but it is computationally expensive
for large-scale circuits [2, 3]. Many investigators tried to improve algorithm efficiency, but at a
cost of reduced accuracy level. Examples include observability-based method [4], probabilistic
1

gate model (PGM) [5], probability transfer matrix (PTM) [6], conditional probability matrix (CPM)
[7], Bayesian network 8], and Boolean difference-based error calculator (BDEC) [9]. Readers are
referred to [9] for a review of related work on this topic.
References [10] and [11] introduced certain algorithms on reliability bounds estimation within
acceptable accuracy and tolerance. The time complexity of these algorithms, however, is not
strictly linear to the number of gates. [12] presented some further discussions on the effects of
input vector probabilities on circuit reliability.
Due to the fact that reliability allocation is aiming at maximizing the output reliability within
certain constraints such as cost or area, [13,14,15] produced certain models for reliability
optimization, taking into considerations three masking issues (i.e., logic masking, electrical
masking and time masking), and provided local solutions by gate resizing and partial circuit
restructuring.

1.3 Organization of Thesis
The organization of thesis is as follows.
Chapter 2 presents a new asymmetrical reliability model (ARM) to deal with the reliability
estimation issue with high accuracy level and linearly increasing processing time proportional to
circuit size, assuming the error-free nodes probability are already available. Comparison of PGM
and ARM are also shown in this chapter by MATLAB simulation.
Chapter 3 focuses on further improvement of efficiency by relaxing the requirements of ARM
model. Without knowing the error-free signal reliabilities, people are still able to achieve reliability
bounds estimation for a quick look at circuit performance. The bounds are verified to be a true
bound through simulations.
2

Chapter 4 is devoted to reliability allocation issues before completing the design. By taking
advantage of the fact that real average output reliabilities are proportional, though not strictly, to
average output upper bounds, we derive a fast, near-optimal allocation model which allows further
modifications for a better performance.
Conclusions as well as future work are given in Chapter 5.

3

CHAPTER 2. ASYMMETRICAL
RELIABILITY MODEL
2.1 Reliability Asymmetry
For any signal s in a circuit, its probability is defined as Ps = Pr{s = “1”}, and its reliability rs is
defined as the probability that it generates an intended logic value, i.e., rs = Pr{s = s*}, where s* is
the error-free version of s. Throughout this paper, the symbol “*” is used to indicate “error-free”.
If s is a primary output of the circuit, then rs represents the reliability of this output signal.
Similarly, for a logic gate g, its reliability (denoted by rg) is defined as the probability that an
intended output logic value is produced for given input signals.
Considering the probability of error-free signal s*, we express the reliability rs as:
rs = Pr{s = s*}
= Pr{s = ‘1’ ∩ s* = ‘1’} + Pr{s = ‘0’ ∩ s* = ‘0’}
= Pr{s = ‘1’| s* = ‘1’}∙Ps* + Pr{s = ‘0’| s* = ‘0’}∙(1─ Ps*)
= ks∙Ps* + ls∙(1─ Ps*)

(2-1)

𝑘𝑠 = 𝑃𝑟{𝑠 =′ 1′|𝑠 ∗ = ′1′}
}
𝑙𝑠 = 𝑃𝑟{𝑠 =′ 1′ |𝑠 ∗ = ′1′}

(2-2)

where

which represent conditional reliabilities (or probabilities) for ‘1’ patterns and ‘0’ patterns,
respectively. In other words, the reliability of any signal s is associated with a pair of conditional
reliabilities {ks, ls} by (2-1). Calculation of error-free signal probability (i.e., Ps*) has been well
4

documented in literature [4, 10, 11], and is beyond the scope of our discussions. For small circuits,
the conditional reliabilities {ks, ls} for any signal can be found using Monte-Carlo simulations. As
an example, Fig. 2-1 shows the schematic of circuit Benchmark Circuit C17 with six 2-input
NAND gates, where all primary inputs (i.e., signals #1~#5) are assumed to be independent and
reliable. Table 2-1 shows some of our simulation results for the conditional reliability pairs at both
output signals Out1 and Out2 assuming different primary input probabilities (Pin) and gate
reliability (rg). It can be seen from the table that ks and ls have different values (i.e., signal
reliabilities are asymmetrical in general), which vary with input signal probabilities and/or gate
reliabilities. For the signal Out2 with Pin = 0.9 and rg = 0.9 in particular, ks and ls differ by more
than 15%.
For large circuits with potential signal correlations, it would be impractical to find ks and ls directly
and accurately by using an exhaustive and time-consuming approach. This is because both of those
parameters depend on input signal probabilities, signal correlations, as well as gate reliabilities.
However, with some approximation, the values of both ks and ls can be propagated gate by gate
throughout the circuit, as detailed in the next section. This will make the reliability estimation very
efficient with the time complexity linear to circuit size N (i.e., the number of gates). The main
challenge here is, among other things, how to capture signal correlations while propagating ks and
ls, which will be the focus of our discussions that follow.
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Figure 2-1. Example circuit C17.
Table 2-1. Asymmetric Conditional Reliabilities with C17
Pin

rg

conditional reliability pair {ks, ls}

rs = ks∙Ps* + ls∙(1−Ps*)

Out1

Out2

Out1

Out2

0.5

0.9

{0.780, 0.741}

{0.790, 0.722}

0.775

0.772

0.5

0.8

{0.679, 0.576}

{0.662, 0.557}

0.634

0.629

0.9

0.9

{0.830, 0.709}

{0.816, 0.686}

0.827

0.714

, }

ubcircuit 1

PIs

a

.
.
.

logic gate
with
ubcircuit 2

{kc, lc}

b
{kb, lb}

Figure 2-2. General logic gate with two correlated inputs.
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c

2.2 Signal Correlation
Consider a two-input logic gate (with gate reliability of rg) in any combinational circuit, as shown
in Fig. 2-2 where a, b and c denote the two input signals and one output, respectively. They are
associated with conditional reliabilities {ka, la}, {kb, lb} and {kc, lc}, respectively. For the two errorfree signals a* and b* (i.e., signals a and b when all gate reliabilities are 1), we define an error-free
probability vector P* = [P00* P01* P10* P11*] = [Pr{a*b*= 00}

Pr{a*b*= 01}

Pr{a*b*=10}

Pr{a*b*=11}]. In order to deal with signal correlations, from [16], we take signal correlation factor
between a* and b* as:
𝜃𝑖𝑗 =

𝑃𝑟{𝑎∗ 𝑏 ∗ =𝑖𝑗}−𝑃𝑟{𝑎∗ =𝑖}∙𝑃𝑟{𝑏 ∗ =𝑗}

(2-3)

√𝑃𝑟{𝑎∗ =𝑖}∙𝑃𝑟{𝑏 ∗ =𝑗}(1−𝑃𝑟{𝑎∗ =𝑖})∙(1−𝑃𝑟{𝑏 ∗ =𝑗})

where −1 ≤ θij ≤ 1 with i, j = 0 or 1. The positive or negative sign of θij represents a positive or
negative signal correlation. Both P* and θij can be found using error-free signal probabilities (i.e.,
Pa*, Pb* and Pc*) at both inputs and output of the gate, depending on the gate type. For instance, if
the gate is a NAND gate, P*= [2−Pa*−Pb*−Pc*
θ00  θ11  θ01  θ10  (1  Pc*  Pa* Pb* ) / Pa* (1  Pa* ) Pb* (1  Pb* ) .

Pb*+Pc*−1

Pa*+Pc*−1

1−Pc*], and

Again, take C17 of Fig. 1 for example. Assuming

primary input probabilities of 0.5, we found Pa* = P6* = 0.750, Pb* = P8* = 0.625 and Pc* = Pout1* =
0.563 for signals #6 and #8 (i.e., two inputs of NAND gate G5 in Fig. 2-1), and thus P*= [0.063
0.188 0.312 0.437] and |θij| ≈ 0.148. For input signals #8 and #9 of NAND gate G6 with stronger
correlation, it is found that Pa* = P8* = 0.625, Pb* = P9* = 0.625 and Pc* = Pout2* = 0.563, which lead
to P*= [0.188 0.188 0.187 0.437] and |θij| ≈ 0.2. Generally speaking, 0 ≤ |θij| ≤ 1, and the signal
correlation gets stronger as the value of |θij| increases. However, special attention shall be given to
two extreme cases where θij = 0 or |θij| = 1. The former case happens if both a* and b* are
independent, and the latter implies the full correlation between a* and b*, as shown in Fig. 2-3(a)
7

and (b), respectively, where rg1 and rg2 denote the reliability of two buffers.

, }

ubcircuit 1

PIs

a

.
.
.

logic gate
with

{kc, lc}
c

b
ubcircuit 2

{kb, lb}

Fig. 2-3 (a)

PIs

.
.
.

rg1
ubcircuit

, }
a

logic gate
with

{k, l}
rg2

{kc, lc}
c

b

{kb, lb}

Fig. 2-3 (b)
Figure 2-3. Logic gate with independent inputs (a) and full-correlation inputs (b).
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2.3 Propagation of Conditional Reliabilities
Propagation of conditional reliability pairs for the gate of Fig. 2-2 can be done by finding {kc, lc}
for given {ka, la} and {kb, lb}. If this is done, all conditional reliabilities at this circuit’s outputs can
be found by repeating the propagation process for all N gates in a topological order. The output
reliabilities are finally given by (2-1). In the following sections, we first look at the two extreme
cases in Fig. 2-3, and then extend our results to the general case of Fig. 2-2.

2.3.1 Independent C se
Before discussing conditional reliabilities, it would be necessary to begin with a specific
conditional probability P00ij = Pr{ab = ij | a*b*=00}, where i, j = 0 or 1. For the independent case of
Fig. 2-3 (a) with θij = 0, we have
𝑃𝑟{𝑎 = 0|𝑎∗ = 0} ∙ 𝑃𝑟{𝑏 = 0|𝑏 ∗ = 0} = 𝑙𝑎 𝑙𝑏 , 𝑖𝑓𝑖 = 𝑗 = 0
𝑙𝑎 (1 − 𝑙𝑏 ), 𝑖𝑓𝑖 = 0, 𝑗 = 1
𝑖𝑗
𝑃00 =
𝑙𝑏 (1 − 𝑙𝑎 ), 𝑖𝑓𝑖 = 1, 𝑗 = 0
{
1 − 𝑙𝑎 − 𝑙𝑏 + 𝑙𝑎 ∙ 𝑙𝑏 , 𝑖𝑓𝑖 = 𝑗 = 1

(2-4)

Similarly, we can find P01ij = Pr{ab = ij | a*b*=01}, P10ij = Pr{ab = ij | a*b*=10}, or P11ij =Pr{ab = ij |
a*b*=11} with the above la and lb in (2-4) being replaced by la and kb, ka and lb, or ka and kb,
respectively. For instance, P01ij is expressed as
𝑙𝑎 (1 − 𝑘𝑏 ), 𝑖𝑓𝑖 = 𝑗 = 0
𝑃𝑟{𝑎 = 0|𝑎 = 0} ∙ 𝑃𝑟{𝑏 = 1|𝑏 ∗ = 1} = 𝑙𝑎 𝑘𝑏 , 𝑖𝑓𝑖 = 0, 𝑗 = 1
𝑖𝑗
𝑃01 =
(1 − 𝑙𝑎 )(1 − 𝑘𝑏 ), 𝑖𝑓𝑖 = 1, 𝑗 = 0
(1 − 𝑙𝑎 )𝑘𝑏 , 𝑖𝑓𝑖 = 𝑗 = 1
{
∗

(2-5)

In other words, we can obtain a 4×4 conditional probability matrix (for input signals a and b) as
follows:

9

00
𝑃00
00
𝑃01
𝑀 = 00
𝑃10
00
[𝑃11

with

P

ij
00

i, j

  P01ij   P10ij   P11ij  1.
i, j

i, j

01
𝑃00
01
𝑃01
01
𝑃10
01
𝑃11

10
𝑃00
10
𝑃01
10
𝑃10
10
𝑃11

11
𝑃00
𝑀00
11
𝑃01
𝑀01
11 = [𝑀 ]
𝑃10
10
11
𝑀
11
𝑃11 ]

(2-6)

With the availability of M and P*, kc and lc in Fig. 3 (a) can be found

i, j

analytically, depending on the gate type. For example, if the logic gate in Fig. 3 (a) is an NAND
gate, then we have
𝑀00
∗
∗ )
𝑃10
] ∙ [𝑀01 ] ∙ [𝑟𝑔 𝑟𝑔 𝑟𝑔 1 − 𝑟𝑔 ]𝑇 /(1 − 𝑃11
}
𝑀10
′ ′ ∗
′ ′}
𝑇
𝑙𝑐 = 𝑃𝑟{𝑐 = 0 |𝑐 = 0 = 𝑀11 ∙ [1 − 𝑟𝑔 1 − 𝑟𝑔 1 − 𝑟𝑔 𝑟𝑔 ]

∗
𝑘𝑐 = 𝑃𝑟{𝑐 =′ 1′ |𝑐 ∗ =′ 1′ } = [𝑃00

∗
𝑃01

(2-7)

For any other gates, the conditional reliability pair {kc, lc} can be found in a similar way.

2.3.2 Fu -Co e tion C se
For the full-correlation case (|θij| = 1) of Fig. 3 (b) where {k, l} is the conditional reliability pair of
buffer’s input, we have
𝑙𝑎 = 𝑙 ∙ 𝑟𝑔1 + (1 − 𝑙)(1 − 𝑟𝑔1 )
𝑙𝑏 = 𝑙 ∙ 𝑟𝑔2 + (1 − 𝑙)(1 − 𝑟𝑔2 )

}

(2-8)

Assuming rg1 and rg2 are independent, the conditional probability P0000 is given by
00
𝑃00
= 𝑙 ∙ 𝑟𝑔1 ∙ 𝑟𝑔2 + (1 − 𝑙)(1 − 𝑟𝑔1 )(1 − 𝑟𝑔2 )

(2-9)

Since both gate reliabilities of rg1 and rg2 are generally very close to 1, combination of (2-8) and
10

(2-9) gives
00
00
𝑃00
≈ 𝑚𝑖𝑛{𝑙𝑎 ∙ 𝑟𝑔2 − ∆00
𝑎 , 𝑙𝑏 ∙ 𝑟𝑔1 − ∆𝑏 }

(2-10)

where
∆00
𝑎 = (1 − 𝑙𝑎 )(1 − 𝑟𝑔1 )(2𝑟𝑔2 − 1)
∆00
𝑏 = (1 − 𝑙𝑏 )(1 − 𝑟𝑔2 )(2𝑟𝑔1 − 1)

}

.

(2-11)

The conditional probability P00ij is expressed as
00
𝑃00
, 𝑖𝑓𝑖 = 𝑗 = 0
00
𝑙𝑎 − 𝑃00 , 𝑖𝑓𝑖 = 0, 𝑗 = 1
𝑖𝑗
𝑃01 =
00
𝑙𝑏 − 𝑃00
, 𝑖𝑓𝑖 = 1, 𝑗 = 0
00
{1 − 𝑙𝑎 − 𝑙𝑏 + 𝑃00 , 𝑖𝑓𝑖 = 𝑗 = 1

(2-12)

where P0000 is given by (2-10). It can be proved that the value of P0000 is greater than or equal to la∙lb,
but less than or equal to either la or lb. This ensures that 0 ≤ P00ij ≤ 1 in (2-12). Also, if the values of
rg1, rg2, la, lb, ka and kb are all between 0.5 and 1, which is the case in general, then P00ij ≤ P0000 for i, j =
0 or 1. Similarly, we can find P01ij , P10ij , or P11ij with the above la and lb in (2-10), (2-11) and (2-12)
being replaced by la and kb, ka and lb, or ka and kb, respectively. For instance, P01ij is expressed as
01
𝑙𝑎 − 𝑃01
, 𝑖𝑓𝑖 = 𝑗 = 0
01
𝑃01 , 𝑖𝑓𝑖 = 0, 𝑗 = 1
𝑖𝑗
𝑃01 =
01
1 − 𝑙𝑎 − 𝑘𝑏 + 𝑃01
, 𝑖𝑓𝑖 = 1, 𝑗 = 0
01
𝑘𝑏 − 𝑃01 , 𝑖𝑓𝑖 = 𝑗 = 1
{

where P0101 is given by
11

(2-13)

01
01
𝑃01
≈ 𝑚𝑖𝑛{𝑙𝑎 ∙ 𝑟𝑔2 − ∆01
𝑎 , 𝑙𝑏 ∙ 𝑟𝑔1 − ∆𝑏 }

(2-14)

and
∆01
𝑎 = (1 − 𝑙𝑎 )(1 − 𝑟𝑔1 )(2𝑟𝑔2 − 1)
∆01
𝑏 = (1 − 𝑘𝑏 )(1 − 𝑟𝑔2 )(2𝑟𝑔1 − 1)

}

(2-15)

and 0 ≤ P01ij ≤ 1. By comparing (2-4)~(2-5) and (2-10)~(2-15), one can see that when it comes to
propagation of conditional reliabilities, the only difference between Fig. 3 (a) and (b) is the way
to calculate the matrix M in (2-6). Eq. (2-7) for calculating {kc, lc} always works regardless of
signal correlations.
There are two other full-correlation cases which are worth mentioning, as shown in Fig. 2-4. For
the case of Fig. 4 (a) where the inputs a and b are connected to a same signal, we have: rg1 = rg2
=1, la = lb and ka = kb. Thus, P0000 = la and P1111 = ka. However, both P01ij and P10ij are immaterial because
P01*=P10* = 0 in this case. On the other hand, for the case of Fig. 4 (b) where rg2 =1, we have P0101 ≈
min{ la−(1−la)(1−rg1), kb∙rg1} and P1010 ≈ min ka−(1−ka)(1−rg1), lb∙rg1}, while both P00ij and P11ij are
immaterial in this particular case due to P00*=P11*= 0. Both cases of Fig. 4 rarely appear in a circuit
implementation. However, even if they do, they can be identified during the reliability propagation
with proper setting for rg1 and/or rg2, as mentioned above.

2.3.3 Gene

C se

The general case of signal correlations is illustrated in Fig. 2-2, where the correlation factor θij of
(2-3) stays somewhere in between the above extreme cases (i.e., 0 < |θij| < 1). The key issue in
finding all elements in M of (2-6) for this case is to calculate its diagonal elements (i.e., Pijij , i, j =
0 or 1). Unfortunately, an exact value of Pijij is unknown due to complex signal correlations.
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However, based on the above discussions with independent and full-correlation cases, Pijij for the
general case can be approximated as follows:
00
2
00
𝑃00
= 𝑙𝑎 ∙ 𝑙𝑏 + 𝜃00
∙ (𝑚𝑖𝑛{𝑙𝑎 ∙ 𝑟𝑔2 − ∆00
𝑎 , 𝑙𝑏 ∙ 𝑟𝑔1 − ∆𝑏 } − 𝑙𝑎 𝑙𝑏 )
01
2
01
𝑃01
= 𝑙𝑎 ∙ 𝑘𝑏 + 𝜃01
∙ (𝑚𝑖𝑛{𝑙𝑎 ∙ 𝑟𝑔2 − ∆01
𝑎 , 𝑘𝑏 ∙ 𝑟𝑔1 − ∆𝑏 } − 𝑙𝑎 𝑘𝑏 )
10
2
10
𝑃10
= 𝑘𝑎 ∙ 𝑙𝑏 + 𝜃10
∙ (𝑚𝑖𝑛{𝑘𝑎 ∙ 𝑟𝑔2 − ∆10
𝑎 , 𝑙𝑏 ∙ 𝑟𝑔1 − ∆𝑏 } − 𝑘𝑎 𝑙𝑏 )

(2-16)

11
2
11
𝑃11
= 𝑘𝑎 ∙ 𝑘𝑏 + 𝜃11
∙ (𝑚𝑖𝑛{𝑘𝑎 ∙ 𝑟𝑔2 − ∆11
𝑎 , 𝑘𝑏 ∙ 𝑟𝑔1 − ∆𝑏 } − 𝑘𝑎 𝑘𝑏 )}

where ∆a00 = ∆a01, ∆a10 = ∆a11, ∆b00 =∆b10, and ∆b01 = ∆b11. The Pijij for the independent case (refer to
(2-4) and (2-5)) or full-correlation case (refer to (2-10) and (2-14)) is a special case of (2-16) when
|θij| = 0 or 1. The positive or negative signal correlation (i.e., the sign of θij) is taken into account
by using the conditional reliability pairs of {ka, la} and {kb, lb}.

a
, }

logic gate
with
b

Figure 2-4 (a)

13

{kc, lc}

c

, }
rg1

a

logic gate
with
{kb, lb}

{kc, lc}
c

b

Figure 2-4 (b)
Figure 2-4. Two special cases with full-correlation signals.
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Figure 2-5 (a) rg2 = 1.
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c

a
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G with
rg2

logic gate
with

c

b

Figure 2-5 (b) rg1 = 1.
Figure 2-5. Considerations for two special input signals.

Once Pijij is available with i, j = 0 or 1, all off-diagonal elements in M of (2-6) can be obtained with
help of {ka, la} and {kb, lb} (for example, using (2-12) and (2-13) for P00ij and P01ij , respectively). With
the availability of M, P* and gate type, the conditional reliability pair {kc, lc} at the gate output can
be found (refer to (2-7) for instance). Results reported in Section 4 show that the accuracy level of
(2-16) is very high with an average error of typically 2% in estimating the circuit reliability,
depending on specific circuits and gate reliabilities.
It should be noted that in addition to considerations for the two cases of Fig. 2-4, (2-16) shall be
modified under other two cases: i) If one of the two inputs a (or b) in Fig. 2-2 is a primary input
(refer to Fig. 2-5 (a) where b is a primary input), one shall let rg1 = 1 (or rg2 = 1) in (2-16) with the
assumption that all primary inputs are reliable; ii) If the two signals a and b happen to be an input
and output of a same gate, one shall also let rg1 = 1 as shown in Fig. 2-5 (b), where the signal a is
an input of gate G while the signal b is the output of gate G. In case both signals a and b in Fig. 2-
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2 are primary inputs, we have |θij| = 0 for i, j = 0 or 1 (assuming all primary inputs are independent),
and thus (2-16) gives a same value of Pijij regardless of rg1 and rg2.

2.3.4 Ot e Conside tions
In the above analysis, we only deal with 2-input gates. For an inverter with input a and output c,
the conditional reliabilities at the output are simply expressed as
𝑘𝑐 = 𝑟𝑔 ∙ 𝑙𝑎 + (1 − 𝑟𝑔 )(1 − 𝑙𝑎 )
𝑙𝑐 = 𝑟𝑔 ∙ 𝑘𝑎 + (1 − 𝑟𝑔 )(1 − 𝑘𝑎 )

}

(2-17)

where rg is the gate reliability and {ka, la} is the conditional reliability pair at the input. For a logic
gate with q inputs (q > 2), the conditional probability matrix M will be in size of 2q×2q, and
involves the signal correlations among q inputs. While our model could be extended theoretically
to this case, the propagation of conditional reliabilities would become much more complicated. A
quick solution instead is to decompose the gate into a few two-input gates (e.g., decomposition of
3-input AND gate to two 2-input gates). Fortunately, majority of gates in real-world circuits have
no more than two inputs, and most logic synthesis tools also provide an option of doing the
decomposition with 2-input gates only. Further discussions on handling multi-input gates are
beyond the scope of this work.
It should also be mentioned that when analyzing circuit reliability, one needs to consider electrical
masking, temporal masking and logic masking in general. Electrical masking shall be included in
evaluating gate reliability rg which is assumed to be available in this work, and temporal masking
shall be considered in sequential circuits which are not discussed here. The focus of this work is
to deal with logic masking, signal correlations as well as their roles in determining the reliability
of large combinational circuits. In particular, while the conditional reliabilities (kc or lc) at the
16

output of a gate are always less than or equal to the gate reliability (rg), they could be greater than
the conditional reliabilities (ka, la, kb or lb) at inputs of the gate due to logic masking and/or input
signal correlations. In other words, the output signal reliability for a gate could be higher than its
input reliabilities if rg is relatively large. Therefore, when signal reliabilities propagate through the
whole circuit, they may not necessarily diminish, or at least not do as quickly as one might think.

2.4 Time Complexity
The asymmetric reliability model (ARM) presented in the previous section allows us to derive any
logic gate’s output reliability directly from the conditional reliabilities at its inputs. This makes the
circuit reliability analysis significantly fast with O(N) time complexity (assuming the availability
of error-free signal probabilities), where N is the total number of gates in the circuit. This analysis
efficiency is important not only for large circuits, but also for repeated reliability evaluations with
different gate reliabilities which are required for reliability improvement/optimization. The model
is also able to take signal correlations into account without the need for exhaustively exploring the
potential impacts of all transitive fan-ins on the circuit output reliability. This is possible mainly
by introducing the asymmetrical reliability pair {k, l} as well as using the approximation in (2-16).

2.5 Simulation Results
Table 2-2 and Table 2-3 show the detailed results for every single output regarding to benchmark
circuit C17. The Monte-Carlo results are calculated with 107 iterations, which is considered as
accurate value. One can see that for small circuits, the performance of ARM is quite acceptable.
In general, the input vector probability doesn’t have much effect on the performance, while a
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higher gate reliability will provide a more accurate result. Therefore, in the following simulations,
we simply put input vector to be Pin = 0.5
Table 2-2. Simulation results on output reliabilities for C17 with rg = 0.99 and different
values of Pin
Output

Pin = 0.1

Pin = 0.5

Pin = 0.9

Signal

ARM

MC

ARM

MC

ARM

MC

Out1

0.971

0.971

0.973

0.973

0.980

0.980

Out2

0.971

0.971

0.973

0.971

0.965

0.965

Average error

0.0%

0.1%

0.0%

Table 2-3. Simulation results on output reliabilities for C17 with Pin = 0.5 and different
values of rg
Output

rg = 0.9

rg = 0.99

rg = 0.999

Signal

ARM

MC

ARM

MC

ARM

MC

Out1

0.775

0.775

0.973

0.973

0.997

0.997

Out2

0.772

0.760

0.973

0.971

0.997

0.997

Average error

0.6%

0.1%
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0.0%

Table 2-4. Comparison of Average Estimation Errors (%) for Reliability Analysis on
Benchmark Circuits (Pin = 0.5)
Average Percentage Errors (%)
# POs
Circuit

C432
C499
C880
C1355
C1908
C2670
C3540
C5315
C7552
Average

# Gates

160
202
383
546
880
1193
1669
2829
4042
-

rg = 0.99

rg = 0.999

# PIs

36
41
60
41
36
233
50
178
207
-

7
32
26
32
25
140
22
123
108
-

PGM

ARM

rmin , rmax

PGM

ARM

rmin , rmax

34.8
44.5
35.3
39.0
35.4
43.4
24.2
36.8
30.9
36.0

0.7
0.1
0.8
5.9
8.4
1.1
6.7
1.8
2.4
3.1

0.898, 0.960
0.899, 0.904
0.792, 0.981
0.798, 0.867
0.672, 0.914
0.592, 1.000
0.499, 0.970
0.618, 0.990
0.512, 1.000
-

37.6
49.3
39.1
48.4
46.9
45.1
39.7
41.1
44.8
43.6

0.1
0.0
0.1
0.6
1.7
0.2
1.3
0.3
0.5
0.5

0.988, 0.996
0.987, 0.989
0.973, 0.998
0.964, 0.978
0.930, 0.985
0.905, 1.000
0.775, 0.997
0.932, 0.999
0.847, 1.000
-

The overall error comparing to MC value is far less than PGM. The reason is that PGM provide
very high error when output reliability is approaching 0.5, especially the case in large circuit such
as Benchmark Circuits C5315 and C7552. Also, though not listed, the CPU time running ARM
process is linearly proportional to circuit size, which could be taken from the algorithm itself.
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CHAPTER 3. ESTIMATION OF
RELIABILITY BOUNDS
3.1 Upper and Lower Bounds
Consider a generic logic gate with output c and two inputs a and b, as shown in Fig. 3-1 where rg
is the gate reliability, and {ka, la}, {kb, lb} and {kc, lc} represent the conditional reliability pair for
signals a, b and c, respectively. We define a conditional probability for the two inputs (i.e., a and
b) as follows:
𝑃𝑖𝑗𝑢𝑣 = Pr{′ 𝑎𝑏 ′ = ′𝑢𝑣 ′ |′𝑎∗ 𝑏 ∗ ′ = ′𝑖𝑗′}

(3-1)

where i, j, u, v = ‘0’ or ‘1’, and a* and b* are an error-free version of a and b, respectively. This
conditional probability can be expressed as
𝑖𝑗

𝑃𝑖𝑗 , 𝑖𝑓𝑢 = 𝑖𝑎𝑛𝑑𝑣 = 𝑗
𝑖𝑗

𝑃𝑖𝑗𝑢𝑣

=

𝑞𝑎 − 𝑃𝑖𝑗 , 𝑖𝑓𝑢 = 𝑖𝑎𝑛𝑑𝑣 ≠ 𝑗
𝑖𝑗

𝑞𝑏 − 𝑃𝑖𝑗 ,𝑖𝑓𝑢 ≠ 𝑖𝑎𝑛𝑑𝑣 = 𝑗

(3-2)

𝑖𝑗

{1 − 𝑞𝑎 − 𝑞𝑏 + 𝑃𝑖𝑗 , 𝑖𝑓𝑢 ≠ 𝑖𝑎𝑛𝑑𝑣 ≠ 𝑗
where
𝑞𝑎 = {

𝑙𝑎 , 𝑖𝑓𝑖 = ′0′
𝑘𝑎 , 𝑖𝑓𝑖 = ′1′

and

𝑙 , 𝑖𝑓𝑗 = ′0′
𝑞𝑏 = { 𝑏
𝑘𝑏 , 𝑖𝑓𝑗 = ′1′

(3-3)

with 𝑃𝑖𝑗00 + 𝑃𝑖𝑗01 + 𝑃𝑖𝑗10 + 𝑃𝑖𝑗11 = 1.

𝑖𝑗

Finding the exact value of 𝑃𝑖𝑗 in (2-4) could be difficult due to possible complex signal (reliability)
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correlations between a and b. However, its bounds can be estimated by considering the following
two extreme cases: (1) signals a and b are fully-independent, and (2) they are fully-correlated. Let
00
00
00
us take 𝑃00
for example. Under this independent case, we have 𝑃00
= 𝑙𝑎 𝑙𝑏 . The value of 𝑃00

increases as signals a and b get more correlated and reaches its maximum when they are fullycorrelated. A general case of full-correlation is illustrated in Fig. 3-2 where both a and b are driven
by a buffer with reliability of rg1 and rg2, respectively. We have

, }

a
logic gate
with

{kc, lc}

c

b

{kb, lb}
Figure 3-1. A generic 2-input logic gate.

rg1

, }
a

{k, l}

logic gate
with
rg2

{kc, lc}
c

b

{kb, lb}

Figure 3-2. A general case of full correlation between two signals a and b.
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𝑙𝑎 = 𝑙 ∙ 𝑟𝑔1 + (1 − 𝑙)(1 − 𝑟𝑔1 )
}
𝑙𝑏 = 𝑙 ∙ 𝑟𝑔2 + (1 − 𝑙)(1 − 𝑟𝑔2 )

(3-4)

where 0 ≤ 𝑙 ≤ 1 (refer to Fig. 3-2). Since rg1 and rg2 are independent, the conditional probability
00
𝑃00
is given by
00
𝑃00
= 𝑙 ∙ 𝑟𝑔1 ∙ 𝑟𝑔2 + (1 − 𝑙)(1 − 𝑟𝑔1 )(1 − 𝑟𝑔2 )

(3-5)

Combination of (3-4) and (3-5) gives
00
𝑃00
= 𝑙𝑎 ∙ 𝑟𝑔2 −

𝑟𝑔1 − 𝑙𝑎
(1 − 𝑟𝑔1 )(2𝑟𝑔2 − 1),
2𝑟𝑔1 − 1

or
𝑟𝑔2 −𝑙𝑏

𝑙𝑏 ∙ 𝑟𝑔1 − 2𝑟

𝑔2 −1

(1 − 𝑟𝑔2 )(2𝑟𝑔1 − 1) .

(3-6)

Since the typical value of rg1 or rg2 is close to 1, the second term in (3-6) would be negligibly small.
Thus, we have
00
00
𝑃00
≤  𝑙𝑎 ∙ 𝑟𝑔2 , 𝑜𝑟𝑃00
≤  𝑙𝑏 ∙ 𝑟𝑔1 .

(3-7)

𝑢𝑣
𝑢𝑣
00
In order to ensure 0 ≤ 𝑃00
≤ 1, where 𝑃00
is given by (3-2) with u, v = 0 or 1, the value of 𝑃00
is
00
no greater than min{𝑙𝑎 ∙ 𝑟𝑔2 , 𝑙𝑏 ∙ 𝑟𝑔1 }. In other words, 𝑃00
is bounded as:
00
𝑙𝑎 ∙ 𝑙𝑏 ≤ 𝑃00
≤  min{𝑙𝑎 ∙ 𝑟𝑔2 , 𝑙𝑏 ∙ 𝑟𝑔1 }

(3-8)

where 𝑙𝑎 ≤ 𝑟𝑔1 and 𝑙𝑏 ≤ 𝑟𝑔2, as can be seen from (3-1).
𝑖𝑗

Similarly, the bounds of 𝑃𝑖𝑗 for any logic value of i and j can be derived, and is expressed generally
as
𝑖𝑗

𝑞𝑎 ∙ 𝑞𝑏 ≤ 𝑃𝑖𝑗 ≤  min{𝑞𝑎 ∙ 𝑟𝑔2 , 𝑞𝑏 ∙ 𝑟𝑔1 }
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(3-9)

where 𝑞𝑎 and 𝑞𝑏 are given by (3-3) (i.e., 𝑞𝑎 equals to either 𝑙𝑎 or 𝑘𝑎 , and 𝑞𝑏 equals to either 𝑙𝑏 or
𝑘𝑏 , depending on the value of i and j). It should also be noted in (3-10) that 𝑞𝑎 ≤ 𝑟𝑔1 and 𝑞𝑏 ≤
𝑟𝑔2.
As shown in Figure. 3-2, rg1 and rg2 in (3-9) generally represent the reliability of gates driving
signals a and b, respectively. However, some modifications are needed under a few special cases
of correlation between a and b, which are illustrated in Figure. 3-3. First, if b is an input of the gate
driving a, or vice versa (refer to Figure. 3-3 (a) and (b)), we shall set rg2 = 1 or rg1 = 1 in (3-9).
Secondly, if a and b are a same signal as shown in Figure. 3-3 (c),

rg1

.
.
.

a

logic gate
with

c

b

Figure. 3-3 (a) rg2 = 1

a

.
.
.

logic gate
with
rg2

b

Figure. 3-3 (b) rg1 = 1
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c

a

.
.
.

logic gate
with

c

b

Figure. 3-3 (c) rg1 = rg2 = 1

a
PI

logic gate
with

.
.
.

c

b

Figure. 3-3 (d) rg1 = 1
Figure. 3-3. Considerations of some special cases for equation (3-9).
we shall set rg1 = rg2 = 1 instead. Finally, if a and/or b is a primary input, then rg1 and/or rg2 would
be unavailable because they have no driving gates. In this work, we assume that all primary inputs
are independent and reliable, and thus set rg1 = qa = 1 and/or rg2 = qb = 1 in (3-6) for this particular
case. Since either a or b is reliable, this case is equivalent to an independent case for which both
lower and upper bounds in (3-9) would become equal. Figure. 3-3 (d) shows an example where a
is a primary input (PI) with rg1 = 1.
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3.2 Propagation of Conditional Reliability Bounds
The above equations (3-1), (3-2), (3-3) and (3-9) describe the general relationship between the
conditional probability 𝑃𝑖𝑗𝑢𝑣 and conditional reliabilities qa and qb for the two inputs a and b of a
generic logic gate shown in Figure. 3-3. In this section, we show how conditional reliabilities
propagate from the two inputs to the output for different logic gates. Particularly, we are interested
in propagation of conditional reliability bounds using (3-9). We will begin with two-input AND
and XOR logic gates, and then extend the results to other types of gates.
(i) AND Gate: Assume the joint probability of error-free inputs (i.e., a* and b*) is Pij* = Pr ‘a*b*’
= ‘ij’}, where i, j = ‘0’ or ‘1’. If the logic gate of Figure. 3-1 is an AND gate with reliability of rg,
the conditional reliability pair {kc, lc} for the output c is expressed as
11
11 )(1
𝑘𝑐 = 𝑃11
∙ 𝑟𝑔 + (1 − 𝑃11
− 𝑟𝑔 )
11
= (2𝑟𝑔 − 1)𝑃11
+ (1 − 𝑟𝑔 )

(3-10)

and
𝑙𝑐 =

∑

∗
[𝑃𝑖𝑗∗ (1 − 𝑃𝑖𝑗11 )𝑟𝑔 + 𝑃𝑖𝑗11 (1 − 𝑟𝑔 )]/(1 − 𝑃11
)

𝑖𝑗=00,01,10
∗
= ∑𝑖𝑗=00,01,10{𝑃𝑖𝑗∗ [(𝑟𝑔 + (1 − 2𝑟𝑔 )𝑃𝑖𝑗11 ]}/(1 − 𝑃11
).

(3-11)

11
According to (3-9), we have 𝑃11
≤ min{𝑘𝑎 ∙ 𝑟𝑔2 , 𝑘𝑏 ∙ 𝑟𝑔1 }. Since 0.5 < rg ≤ 1 in general, the upper

bound of 𝑘𝑐 in (3-10) is given by
𝑘𝑐𝑈 (𝐴𝑁𝐷) = (2𝑟𝑔 − 1) min{𝑘𝑎𝑈 ∙ 𝑟𝑔2 , 𝑘𝑏𝑈 ∙ 𝑟𝑔1 } + (1 − 𝑟𝑔 )
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(3-12)

where 𝑘𝑎𝑈 ≥ 𝑘𝑎 and 𝑘𝑏𝑈 ≥ 𝑘𝑏 represent the upper bounds of 𝑘𝑎 and 𝑘𝑏 , respectively. Also from (311
9), the lower bound of 𝑃11
is 𝑘𝑎 ∙ 𝑘𝑏 , and thus the lower bound of 𝑘𝑐 in (3-10) is given by

𝑘𝑐𝐿 (𝐴𝑁𝐷) = (2𝑟𝑔 − 1)𝑘𝑎𝐿 ∙ 𝑘𝑏𝐿 + (1 − 𝑟𝑔 )

(3-13)

where 𝑘𝑎𝐿 ≤ 𝑘𝑎 and 𝑘𝑏𝐿 ≤ 𝑘𝑏 represent the lower bounds of 𝑘𝑎 and 𝑘𝑏 , respectively.
According to (3-2), (3-11) can be rewritten as
00 )]
01 )]
∗
∗
𝑙𝑐 = {𝑃00
[𝑟𝑔 + (1 − 2𝑟𝑔 )(1 − 𝑙𝑎 − 𝑙𝑏 + 𝑃00
 + 𝑃01
[𝑟𝑔 + (1 − 2𝑟𝑔 )(𝑘𝑏 − 𝑃01
10 )]}/(1
∗
∗
+𝑃10
[𝑟𝑔 + (1 − 2𝑟𝑔 )(𝑘𝑎 − 𝑃10
− 𝑃11
)

(3-14)

∗
∗
∗
∗
Since 𝑃00
+ 𝑃01
+ 𝑃10
= 1 − 𝑃11
, we have

𝑙𝑐 ≤ 𝑟𝑔 + (1 − 2𝑟𝑔 ) ∙ 𝑃𝑚𝑖𝑛

(3-15)

where
00
01
10 }
𝑃𝑚𝑖𝑛 = min{1 − 𝑙𝑎 − 𝑙𝑏 + 𝑃00
, 𝑘𝑏 − 𝑃01
, 𝑘𝑎 − 𝑃10
.

(3-16)

By using (3-9) again, we have
𝑃𝑚𝑖𝑛 ≥ min{(1 − 𝑙𝑎𝑈 )(1 − 𝑙𝑏𝑈 ), 𝑘𝑏𝐿 − min{𝑙𝑎𝑈 ∙ 𝑟𝑔2 , 𝑘𝑏𝐿 ∙ 𝑟𝑔1 } , 𝑘𝑎𝐿 − min{𝑘𝑎𝐿 ∙ 𝑟𝑔2 , 𝑙𝑏𝑈 ∙ 𝑟𝑔1 }} (3-17)
where 𝑙𝑎𝑈 ≥ 𝑙𝑎 and 𝑙𝑏𝑈 ≥ 𝑙𝑏 represent the upper bounds of 𝑙𝑎 and 𝑙𝑏 , respectively. Combining (315) and (3-17) gives the upper bound of 𝑙𝑐 as:
𝑙𝑐𝑈 (𝐴𝑁𝐷) = 𝑟𝑔 + (1 − 2𝑟𝑔 ) min{(1 − 𝑙𝑎𝑈 )(1 − 𝑙𝑏𝑈 ), 𝑘𝑏𝐿 − min{𝑙𝑎𝑈 ∙ 𝑟𝑔2 , 𝑘𝑏𝐿 ∙ 𝑟𝑔1 } , 𝑘𝑎𝐿 − min{𝑘𝑎𝐿 ∙
𝑟𝑔2 , 𝑙𝑏𝑈 ∙ 𝑟𝑔1 }} .

(3-18)

Similarly, the lower bound of 𝑙𝑐 in (3-14) can be derived as
𝑙𝑐𝐿 (𝐴𝑁𝐷) = 𝑟𝑔 + (1 − 2𝑟𝑔 ) ∙ 𝑃𝑚𝑎𝑥
where
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(3-19)

𝑃𝑚𝑎𝑥 = max{1 − 𝑙𝑎𝐿 − 𝑙𝑏𝐿 + min{𝑙𝑎𝐿 ∙ 𝑟𝑔2 , 𝑙𝑏𝐿  ∙ 𝑟𝑔1 }, 𝑘𝑏𝑈 (1 − 𝑙𝑎𝐿 ), 𝑘𝑎𝑈 (1 − 𝑙𝑏𝐿 )} (3-20)
and 𝑙𝑎𝐿 ≤ 𝑙𝑎 and 𝑙𝑏𝐿 ≤ 𝑙𝑏 represent the lower bounds of 𝑙𝑎 and 𝑙𝑏 , respectively.
(ii) XOR Gate: If the logic gate of Fig. 3-1 is an XOR gate, the conditional reliability pair {kc, lc}
for the output c is expressed as
∗
∗
𝑘𝑐 = ∑𝑖𝑗=01,10{𝑃𝑖𝑗∗ [𝑟𝑔 + (1 − 2𝑟𝑔 )(𝑃𝑖𝑗00 + 𝑃𝑖𝑗11 )]}/(𝑃01
+ 𝑃10
)

(3-21)

∗
∗
𝑙𝑐 = ∑𝑖𝑗=00,11{𝑃𝑖𝑗∗ [𝑟𝑔 + (1 − 2𝑟𝑔 )(𝑃𝑖𝑗01 + 𝑃𝑖𝑗10 )]}/(𝑃00
+ 𝑃11
)

(3-22)

and

in comparison with (3-10) and (3-21) for AND gate. According to (3-2), (3-21) is bounded by
01
10
𝑘𝑐 ≤ 𝑟𝑔 + (1 − 2𝑟𝑔 ) ∙ min{𝑙𝑎 + 𝑘𝑏 − 2𝑃01
, 𝑘𝑎 + 𝑙𝑏 − 2𝑃10
}

(3-23)

01
10
𝑘𝑐 ≥ 𝑟𝑔 + (1 − 2𝑟𝑔 ) ∙ max{𝑙𝑎 + 𝑘𝑏 − 2𝑃01
, 𝑘𝑎 + 𝑙𝑏 − 2𝑃10
}.

(3-24)

and

Similarly, (3-22) is bounded by
00
11
𝑙𝑐 ≤ 𝑟𝑔 + (1 − 2𝑟𝑔 ) ∙ min{𝑙𝑎 + 𝑙𝑏 − 2𝑃00
, 𝑘𝑎 + 𝑘𝑏 − 2𝑃11
}

(3-25)

00
11
𝑙𝑐 ≥ 𝑟𝑔 + (1 − 2𝑟𝑔 ) ∙ max{𝑙𝑎 + 𝑙𝑏 − 2𝑃00
, 𝑘𝑎 + 𝑘𝑏 − 2𝑃11
}.

(3-26)

and

By applying (2-11) to (3-23)~(3-26), we derive the upper and lower bounds of both 𝑘𝑐 and 𝑙𝑐 for
XOR gate (without proof) as follows:
𝑘𝑐𝑈 (𝑋𝑂𝑅) = 𝑟𝑔 + (1 − 2𝑟𝑔 ) min{max{𝑘𝑏𝐿 + (1 − 2𝑟𝑔2 ) ∙ 𝑙𝑎𝑈 , 𝑙𝑎𝐿 + (1 − 2𝑟𝑔1 ) ∙ 𝑘𝑏𝑈 , 0} ,
max{𝑙𝑏𝐿 + (1 − 2𝑟𝑔2 ) ∙ 𝑘𝑎𝑈 , 𝑘𝑎𝐿 + (1 − 2𝑟𝑔1 ) ∙ 𝑙𝑏𝑈 ,0}}

(3-27)

𝑘𝑐𝐿 (𝑋𝑂𝑅) = 𝑟𝑔 + (1 − 2𝑟𝑔 ) max{min{max{𝑘𝑏𝑈 ∙ (1 − 2𝑙𝑎𝐿 ) + 𝑙𝑎𝑈 , 𝑘𝑏𝐿 ∙ (1 − 2𝑙𝑎𝐿 ) + 𝑙𝑎𝑈 }, max{𝑙𝑎𝑈 ∙ (1 − 2𝑘𝑏𝐿 )+𝑘𝑏𝑈 , 𝑙𝑎𝐿 ∙ (1 − 2𝑘𝑏𝐿 ) + 𝑘𝑏𝑈 },1},
min{max{𝑙𝑏𝑈 ∙ (1 − 2𝑘𝑎𝐿 ) + 𝑘𝑎𝑈 , 𝑙𝑏𝐿 ∙ (1 − 2𝑘𝑎𝐿 ) + 𝑘𝑎𝑈 }, max{𝑘𝑎𝑈 ∙ (1 − 2𝑙𝑏𝐿 )+𝑙𝑏𝑈 , 𝑘𝑎𝐿 ∙ (1 − 2𝑙𝑏𝐿 ) + 𝑙𝑏𝑈 },1}}
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(3-28)

𝑙𝑐𝑈 (𝑋𝑂𝑅) = 𝑟𝑔 + (1 − 2𝑟𝑔 ) min{max{𝑙𝑏𝐿 + (1 − 2𝑟𝑔2 ) ∙ 𝑙𝑎𝑈 , 𝑙𝑎𝐿 + (1 − 2𝑟𝑔1 ) ∙ 𝑙𝑏𝑈 , 0},
max{𝑘𝑏𝐿 + (1 − 2𝑟𝑔2 ) ∙ 𝑘𝑎𝑈 , 𝑘𝑎𝐿 + (1 − 2𝑟𝑔1 ) ∙ 𝑘𝑏𝑈 ,0}}

(3-29)

𝑙𝑐𝐿 (𝑋𝑂𝑅) = 𝑟𝑔 + (1 − 2𝑟𝑔 ) max{min{max{𝑙𝑏𝑈 ∙ (1 − 2𝑙𝑎𝐿 ) + 𝑙𝑎𝑈 , 𝑙𝑏𝐿 ∙ (1 − 2𝑙𝑎𝐿 ) + 𝑙𝑎𝑈 }, max{𝑘𝑎𝑈 ∙
(1 − 2𝑘𝑏𝐿 )+𝑘𝑏𝑈 , 𝑘𝑎𝐿 ∙ (1 − 2𝑘𝑏𝐿 ) + 𝑘𝑏𝑈 },1},min{max{𝑘𝑏𝑈 ∙ (1 − 2𝑘𝑎𝐿 ) + 𝑘𝑎𝑈 , 𝑘𝑏𝐿 ∙ (1 − 2𝑘𝑎𝐿 ) +
𝑘𝑎𝑈 }, max{𝑙𝑎𝑈 ∙ (1 − 2𝑙𝑏𝐿 )+𝑙𝑏𝑈 , 𝑙𝑎𝐿 ∙ (1 − 2𝑙𝑏𝐿 ) + 𝑙𝑏𝑈 },1}}

(3-30)

(iii) Extension to Other Gates: If the logic gate is NAND gate, the conditional reliability bounds
at its output can be obtained by switching 𝑘𝑐 with 𝑙𝑐 in the above equations (3-12), (3-13), (3-18)
and (3-24) derived for AND gate. For NOR gate, one can instead switch 𝑘𝑎 and 𝑘𝑏 with 𝑙𝑎 and 𝑙𝑏 ,
respectively, in equations (3-12), (3-13), (3-18) and (3-19). For OR gate, simply switch 𝑘𝑐 with 𝑙𝑐
in the equations obtained for NOR gate. The conditional reliability bounds for XNOR are found
by switching 𝑘𝑐 with 𝑙𝑐 in the above equations (3-27)~(3-30) derived for XOR gate. For an
inverter with input signal a, propagation of conditional reliability bounds is done by simply using
𝑘𝑐𝑈 (𝐼𝑁𝑉) = (1 − 𝑟𝑔 ) + (2𝑟𝑔 − 1) ∙ 𝑙𝑎𝑈
𝑙𝑐𝑈 (𝐼𝑁𝑉) = (1 − 𝑟𝑔 ) + (2𝑟𝑔 − 1) ∙ 𝑘𝑎𝑈
𝑘𝑐𝐿 (𝐼𝑁𝑉) = (1 − 𝑟𝑔 ) + (2𝑟𝑔 − 1) ∙ 𝑙𝑎𝐿
𝑙𝑐𝐿 (𝐼𝑁𝑉) = (1 − 𝑟𝑔 ) + (2𝑟𝑔 − 1) ∙ 𝑘𝑎𝐿
where 𝑟𝑔 is the reliability of the inverter.
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(3-31)
}

3.3 Algorithm for Reliability Bounds
It can be seen from the above discussions that the key idea in propagating conditional reliability
𝑖𝑗

bounds is to use the bounds of 𝑃𝑖𝑗 in (3-9) by considering only two extreme cases: independent
case and full-correlation case. This ensures that no conditional reliabilities at the output of a logic
gate would go beyond their lower and upper bounds regardless of input vectors (or the specific
value of Pij*), eliminating the need for an exhaustive search for worst-case and/or best-case input
vectors. Once the propagation of bounds for both k and l is done, the upper and lower bounds of
the reliability at any primary output F are given by:
𝑟𝐹𝑈 = max{𝑘𝐹𝑈 , 𝑙𝐹𝑈 }
} .
𝑟𝐹𝐿 = max{𝑘𝐹𝐿 , 𝑙𝐹𝐿 }

(3-32)

Therefore, the whole computation process is very efficient with the time complexity of O(N),
where N is the number of logic gates in the circuit.

3.4 Simulation Results.
To perform the detailed results of upper and lower bound for every single output, Benchmark
Circuit C432 would be a good example where there are 7 outputs in total.

Figure 3-4 (a)

Figure 3-4 (b)
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Figure 3-4 (c)

Figure 3-4 (d)

Figure 3-4 (e)

Figure 3-4 (f)

Figure 3-4 (g)
Figure 3-4 Reliability distribution of different input vectors and Reliability Bounds when
all gate reliabilities are 0.8
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Figure 3-5 (a)

Figure 3-5 (b)

Figure 3-5 (c)

Figure 3-5 (d)

Figure 3-5 (e)

Figure 3-5 (f)
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Figure 3-5 (g)
Figure 3-5 Reliability distribution of different input vectors and Reliability Bounds when
all gate reliabilities are 0.99

The black and white triangles represent the lower and upper bound for outputs, respectively. And
the bars represent the distribution of specific output reliability under randomly generated input
vector probabilities, in percentage, which is coming from MC simulation.
From these results, one can firstly tell that our reliability bounds are true bound for all outputs and
secondly, the bound is tight enough for most outputs. With a higher standard rg=0.99, the overall
distribution is approaching upper bound comparing to rg=0.8.
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CHAPTER 4. RELIABILITY
ALLOCATION
4.1 Budget
Theoretically, gate reliabilities could be any value no larger than 1. However, in practical cases,
the cost, including area and power consumption, is increasing exponentially to the gate reliability,
and reaches infinity when rg=1. Without losing generality, we define the cost using the following
equation:
𝐶 = 𝑒𝑟𝑓 −1 (𝑟𝑔 )

(4-1)

where𝐶 is the cost and 𝑟𝑔 is the reliability of a certain gate.
Here
𝑐

√𝜋

2𝑘+1

𝑘
𝑒𝑟𝑓 −1 (𝑧) = ∑∞
𝑘=0 2𝑘+1 ( 2 𝑧)

and
𝑐 𝑐

𝑚 𝑘−1−𝑚
𝑐𝑘 = ∑𝑘−1
𝑚=0 (𝑚+1)(2𝑚+1).

The total budget of a given circuit is submission of all gate costs:
𝐵 = ∑𝑁
𝑖=1 𝐶𝑖

(4-2)

where N is the total number of gates included in the circuit.
The reason why we choose 𝑒𝑟𝑓 −1 function is that when reliability is approaching 1, the cost should
be infinity in real world. It should be noted that this function could vary regarding to specific case,
relating to technic, material or some other factors.
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4.2 Allocation Model
The reliability allocation is looking for an optimized assignment of gate reliabilities within certain
budget to generate the maximum average output reliability of a specific circuit. The necessity of
this behavior could be proved by the following table:
Table 4-1 Output Reliability of Different Allocation on Benchmark Circuit C17
C17 Reliability

Allocation 1

Allocation 2

Output1

0.635

0.592

Output2

0.656

0.584

Where allocation 1 is given as [0.7,0.7,0.8,0.8,0.9,0.9] on reliability from G1-G6 in order, and
allocation 2 as [0.9,0.9,0.8,0.8,0.7,0.7].
To do allocation appropriately, we firstly divide all gates into different levels, which is decided by
the length of the shortest path from gate to the closest output. For instance, gates directly connected
to the output are treated as level 1, and those whose outputs are inputs of level-1 gates would be
defined as Level 2, and so on.
Based on the level division, we assign the gate reliabilities by through two parameters: 𝛼 and 𝑟𝐿1 ,
where 𝛼 is the decrement factor, within [0.5,1.5] and 𝑟𝐿1 is the reliability for Level 1 gates, within
[0.5,1]. The reliability of Level 𝑖 gates are calculated by 𝑟𝐿1 /𝛼 𝑖 . Then (4-2) could be rewritten as:
𝑟𝐿

1
−1
𝐵 = ∑𝐶𝐿
𝑖=1 𝑁𝑖 𝑒𝑟𝑓 ( 𝛼𝑖 )

(4-3)

Where 𝑁𝑖 represent the number of gates on level 𝑖.
Our simulation shows that upper bound has exact the same trends with real average reliability over
all outputs. Figure 4-1 shows the average output reliability upper bounds for different 𝛼 when
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given same budget 𝐵.

Figure 4-1. Average output Reliability for different 𝜶 with same budget

From the simulation, we can conclude that an 𝛼 > 1 is necessary during the allocation procedure
for better performance at the output side. In following optimization process, we set 𝜶 to be within
range [1,1.5].
Assume the average output reliability is a quasi-quadratic function of 𝛼 and 𝑟𝐿1 as follows:
𝑅𝑜𝑢𝑡 = 𝑓(𝛼, 𝑟𝐿1 ) = 𝐴𝛼 2 + 𝐵𝛼 + 𝐶𝑟𝐿1 2 + 𝐷𝑟𝐿1 + 𝐸𝛼𝑟𝐿1 + 𝐹 .

(4-4)

By randomly generating 1000 pairs of (𝛼, 𝑟𝐿1 ) values without considering about budget limit first,
and 𝑅𝑜𝑢𝑡 is coming from MC simulation, all the other parameters could be derived through
regression analysis.
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Figure 4-2. Regression Analysis

Budget constrains will be applied after the quadratic function regression analysis. The optimization
problem becomes: what is the maximum value of (4-4) with subject to:
𝑟𝐿

1
−1
𝐵 ≥ ∑𝐶𝐿
𝑖=1 𝑒𝑟𝑓 ( 𝛼𝑖 )
{
.
𝛼≥1
1 ≥ 𝑟𝐿1 ≥ 0.5

(4-5)

Once optimized (𝛼, 𝑟𝐿1 ) are reached, we can reach the actual average output reliability by applying
Monte-Carlo simulation. The comparison of proposed allocation and random allocations with
same fixed budget are:
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Figure 4-3. Proposed model vs. maximum reliability of 1000 random distributions with the
same budget

Figure 4-3 shows that the random generated reliability allocation, in most cases, is producing a
worse average reliability than proposed (𝛼, 𝑟𝐿1 ) allocation with the same given budget. Due to the
two assumptions we made here: 1. the general gate reliability distribution is increasing by a certain
factor 𝛼, and 2. all gates on the same level has the same reliability assigned, there is no guarantee
that the (𝛼, 𝑟𝐿1 ) model is the best. What makes this allocation significant is its efficiency and.
Without considering signal correlations, the time complexity of proposed method is linearly
proportional to circuit size. Comparing to local adjustments, which focus only on specific gate or
part of entire circuit, there is no need to do detailed analysis of gate importance, which is the most
time-consuming part. Based on the this global allocation, a further detailed allocation tuning
method, which is called fine-tuning, could also be applied for further performance improvement.
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By differ those gates in same level by the number of output they produce, a slightly increasement
could be applied to those more important ones at the expense of decrement on less important ones.

4.3 Simulation results
The performance of proposed method is shown in Table 4-2.
Table 4-2 Performance of proposed method
Circuit

#Gates

#Inputs

#Outputs

Cover Rate (%)

C17

6

5

2

97%

C432

160

36

7

98%

C1908

425

33

25

95%

C3540

901

50

22

98%

C7552

2171

207

108

96%

The cover rate represents the percentage of allocation results which are better than the maximum
value of random generated results under same budget constrains. It is important to mention that,
when the average gate reliability is above 0.9, our model usually provides better cover rate, which
means it is applicable in real designs with the reality that all gate reliabilities are around 0.99 or
higher.
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CHAPTER 5. CONCLUSION AND
FUTURE WORK
5.1 Conclusion
Generally, the proposed ARM model can provide better results than PGM when MC is considered
as the correct value in terms of both accuracy level and CPU processing time. However, it also
requires certain pre-calculations to provide the error-free probabilities P* of all signals inside the
circuit, which is the most time-consuming part of the entire algorithm. This is where upper bound
and lower bound come in as a quick estimation of target circuit reliabilities. Considering the fact
that the upper bound is proportional to the real average reliability, we have proposed an
approximate model for a near-optimal gate reliability allocation subject to a given budget, which
could help designers to do quick global assignment before applying partial analysis of the circuit,
improving the performance significantly. All methods mentioned above have linear time
complexity to the number of gates in circuits, which makes our ARM model accurate, fast, and
practical.

5.2 Future work
Currently, the ARM only applies to combinational circuits. Sequential circuits could be the next
move. Also, during our analysis, we assume all gate reliabilities are constants. However, the gate
reliability could have certain variations due to different input patterns and aging issues. Therefore,
a dynamic reliability model should be considered to make our work more practical.
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APPENDIX 1. IMPORTANT CODES
Reliability Estimation
clear;
clc;
Num_input=5;
Num_node=23;
Num_gate=6;
Num_output=2;
f=fopen('C17.txt');
%Num_input=1;
%Num_node=4;
%Num_gate=3;
%Num_output=1;
%f=fopen('BuffAND.txt');
%Num_input=4;
%Num_node=7;
%Num_gate=3;
%Num_output=1;
%f=fopen('C3.txt');
%Num_input=36;
%Num_node=432;
%Num_gate=160;
%Num_output=7;
%f=fopen('C432t.txt');
%Num_input=41;
%Num_node=755;
%Num_gate=202;
%Num_output=32;
%f=fopen('C499.txt');
%Num_input=60;
%Num_node=932;
%Num_gate=383;
%Num_output=26;
%f=fopen('C880.txt');
%Num_input=41;
%Num_node=1399;
%Num_gate=546;
%Num_output=32;
%f=fopen('C1355.txt');
%Num_input=33;
%Num_node=2899;
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%Num_gate=880;
%Num_output=25;
%f=fopen('C1908.txt');
%Num_input=233;
%Num_node=11704;
%Num_gate=1400;
%Num_output=140;
%f=fopen('C2670_2in.txt');
%Num_input=178;
%Num_node=9035;
%Num_gate=2830;
%Num_output=123;
%f=fopen('C5315_2in.txt');
%Num_input=50;
%Num_output=22;
%Num_gate=1983;
%Num_node=8654;
%f=fopen('C3540_2in.txt');
%
%
%
%
%

Num_input=32;
Num_output=32;
Num_gate=2416;
Num_node=6288;
f=fopen('C6288_2in.txt');

%Num_input=128;
%Num_node=86000;
%Num_gate=84535;
%Num_output=128;
%f=fopen('Divisor.txt');
%Num_input=207;
%Num_output=108;
%Num_gate=4042;
%Num_node=12192;
%f=fopen('C7552_2in.txt');
%Num_input=32;
%Num_output=32;
%Num_gate=45083;
%Num_node=45157;
%f=fopen('log_verilog.txt');
MC=10^5;
T1;
P_in=0.5;
rg=0.99;
kiv=1;
liv=1;
k=100*ones(Num_node,1);
l=100*ones(Num_node,1);
ks=100*ones(Num_node,1);
ls=100*ones(Num_node,1);
r=100*ones(Num_node,1);
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rs=100*ones(Num_node,1);
ks_counter=zeros(Num_node,1);
ls_counter=zeros(Num_node,1);
rs_counter=zeros(Num_node,1);
rs_counter(Input)=MC;
P_=zeros(Num_node,1);
P_counter=zeros(Num_node,1);
theta11=100*ones(Num_gate,1);
counter0=zeros(Num_node,1);
counter0_=zeros(Num_node,1);
counter1=zeros(Num_node,1);
counter1_=zeros(Num_node,1);
errk=zeros(Num_node,1);
errl=zeros(Num_node,1);
errr=zeros(Num_node,1);
r_counter=zeros(Num_node,1);
counter00=0;
cz11=0;
Countert=0;
Countert2=0;
rtest=0;
cta=0;
ctb=0;
mod=0;
%Circuit level
%CL=Circuit_Level(Gates,Num_gate,Num_node);
e=2;
tic;
for i=1:Num_input
k(Input(i))=kiv;
l(Input(i))=liv;
ks(Input(i))=kiv;
ls(Input(i))=liv;
end
%P*
tic;
for i=1:MC
NodevecP=zeros(Num_node,1);
for j=1:Num_input
if (rand(1)<P_in)
NodevecP(Input(j),1)=1;
else
NodevecP(Input(j),1)=0;
end
P_(Input(j),1)=P_in;
end
for j=1:Num_gate
x=Gates(j,:);
switch x(5)
case {1}
NodevecP(x(1),1)=1-NodevecP(x(2),1)*NodevecP(x(3),1);
case {2}
NodevecP(x(1),1)=NodevecP(x(2),1)*NodevecP(x(3),1);
case {3}
NodevecP(x(1),1)=1-or(NodevecP(x(2),1),NodevecP(x(3),1));
case {4}
NodevecP(x(1),1)=or(NodevecP(x(2),1),NodevecP(x(3),1));
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case {5}
NodevecP(x(1),1)=1-NodevecP(x(2),1);
case {6}
NodevecP(x(1),1)=NodevecP(x(2),1);
case {7}
NodevecP(x(1),1)=xor(NodevecP(x(2),1),NodevecP(x(3),1));
end
if (NodevecP(x(1),1)==1)
P_counter(x(1),1)=P_counter(x(1),1)+1;
end
end
%if (NodevecP(16,1)==1)&&(NodevecP(19,1)==0)
%Countert=Countert+1;
%end
%if (NodevecP(16,1)==0)&&(NodevecP(19,1)==1)
%Countert2=Countert2+1;
%end
end
P_=P_counter/MC+P_;
%for i=1:Num_gate
%xtt=Gates(i,:);
%theta11(i)=(1-P_(xtt(1))-P_(xtt(2))*P_(xtt(3)))/sqrt(P_(xtt(2))*(1P_(xtt(2)))*P_(xtt(3))*(1-P_(xtt(3))));
%P11(i)=1-P_(xtt(1));
%P01(i)=P_(xtt(3))-P11(i);
%P10(i)=P_(xtt(2))-P11(i);
%P00(i)=1-P01(i)-P10(i)-P11(i);
%end
T_P_=toc;
%k,l simulation
tic;
for i=1:MC
Nodevec=zeros(Num_node,1);
for ci=1:Num_input
if (rand(1)<P_in)
Nodevec(Input(ci),1)=1;
else
Nodevec(Input(ci),1)=0;
end
end
Nodevec_=Nodevec;
for j_=1:Num_gate
x_=Gates(j_,:);
switch x_(5)
case {1}
Nodevec_(x_(1),1)=1-Nodevec_(x_(2),1)*Nodevec_(x_(3),1);
case {2}
Nodevec_(x_(1),1)=Nodevec_(x_(2),1)*Nodevec_(x_(3),1);
case {3}
Nodevec_(x_(1),1)=1-or(Nodevec_(x_(2),1),Nodevec_(x_(3),1));
case {4}
Nodevec_(x_(1),1)=or(Nodevec_(x_(2),1),Nodevec_(x_(3),1));
case {5}
Nodevec_(x_(1),1)=1-Nodevec_(x_(2),1);
case {6}
Nodevec_(x_(1),1)=Nodevec_(x_(2),1);
case {7}
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Nodevec_(x_(1),1)=Nodevec_(x_(2),1)*(1Nodevec_(x_(3),1))+Nodevec_(x_(3),1)*(1-Nodevec_(x_(2),1));
end
if rand(1)<rg
switch x_(5)
case {1}
Nodevec(x_(1),1)=1-Nodevec(x_(2),1)*Nodevec(x_(3),1);
case {2}
Nodevec(x_(1),1)=Nodevec(x_(2),1)*Nodevec(x_(3),1);
case {3}
Nodevec(x_(1),1)=1-or(Nodevec(x_(2),1),Nodevec(x_(3),1));
case {4}
Nodevec(x_(1),1)=or(Nodevec(x_(2),1),Nodevec(x_(3),1));
case {5}
Nodevec(x_(1),1)=1-Nodevec(x_(2),1);
case {6}
Nodevec(x_(1),1)=Nodevec(x_(2),1);
case {7}
Nodevec(x_(1),1)=Nodevec(x_(2),1)*(1Nodevec(x_(3),1))+Nodevec(x_(3),1)*(1-Nodevec(x_(2),1));
%case {8}
%Nodevec(x_(1),1)=1-xor(NOdevec(x_(2),1),Nodevec(x_(3),1);
end
else
switch x_(5)
case {1}
Nodevec(x_(1),1)=Nodevec(x_(2),1)*Nodevec(x_(3),1);
case {2}
Nodevec(x_(1),1)=1-Nodevec(x_(2),1)*Nodevec(x_(3),1);
case {3}
Nodevec(x_(1),1)=or(Nodevec(x_(2),1),Nodevec(x_(3),1));
case {4}
Nodevec(x_(1),1)=1-or(Nodevec(x_(2),1),Nodevec(x_(3),1));
case {5}
Nodevec(x_(1),1)=Nodevec(x_(2),1);
case {6}
Nodevec(x_(1),1)=1-Nodevec(x_(2),1);
case {7}
Nodevec(x_(1),1)=Nodevec(x_(2),1)*Nodevec(x_(3),1)+(1Nodevec(x_(3),1))*(1-Nodevec(x_(2),1));
%case {8}
%Nodevec(x_(1),1)=xor(NOdevec(x_(2),1),Nodevec(x_(3),1);
end
end
if (Nodevec_(x_(1),1)==1)
counter1_(x_(1),1)=counter1_(x_(1),1)+1;
if (Nodevec(x_(1),1)==1)
ks_counter(x_(1),1)=ks_counter(x_(1),1)+1;
rs_counter(x_(1),1)=rs_counter(x_(1),1)+1;
end
elseif Nodevec_(x(1),1)==0
counter0_(x_(1),1)=counter0_(x_(1),1)+1;
if Nodevec(x_(1),1)==0
ls_counter(x_(1),1)=ls_counter(x_(1),1)+1;
rs_counter(x_(1),1)=rs_counter(x_(1),1)+1;
end
end
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end
if Nodevec_(16)==0&&Nodevec_(19)==0
counter00=counter00+1;
if Nodevec(16)==0&&Nodevec(19)==0
cz11=cz11+1;
end
end
z11=cz11/counter00;
%if Nodevec(23,1)==Nodevec_(23,1)
%r_counter=r_counter+1;
%end
%for jr=1:100
%for j=1:Num_gate
%xt=Gates(j,:);
%if rand(1)<rg
%Nodevec(xt(1),1)=1-Nodevec(xt(2),1)*Nodevec(xt(3),1);
%else
%Nodevec(xt(1),1)=Nodevec(xt(2),1)*Nodevec(xt(3),1);
%end
%if (Nodevec_(xt(1),1)==0)&&(Nodevec(xt(1),1)==0)
%ls_counter(xt(1),1)=ls_counter(xt(1),1)+1;
%elseif (Nodevec_(xt(1),1)==1)&&(Nodevec(xt(1),1)==1)
%ks_counter(xt(1),1)=ks_counter(xt(1),1)+1;
%end
%end
%end
end
for i=1:Num_node
if counter1_(i)~=0
ks(i)=ks_counter(i)/counter1_(i);
end
if counter0_(i)~=0
ls(i)=ls_counter(i)/counter0_(i);
end
end
theta=((1-P_(23))-P_(16)*P_(19))/sqrt(P_(16)*(1-P_(16))*P_(19)*(1-P_(19)));
delta00=min(ls(16)*rg,ls(19)*rg);
rs=rs_counter/MC;
T_MC=toc;
%k,l estimation
tic
xp=Gates(:,1:3);
for i=1:Num_gate
x=Gates(i,:);
conA=isempty(find(Input==x(2)));
conB=isempty(find(Input==x(3)));
conC=isempty(find(xp(find(xp(:,1)==x(2)),2:3)==x(3)));
conD=isempty(find(xp(find(xp(:,1)==x(3)),2:3)==x(2)));
rg1=rg;
rg2=rg;
if conA&&conB&&conC&&conD
switch x(5)
case {1}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NANDKL(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(
3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,e,mod);
case {2}
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[k(x(1),1),l(x(1),1),theta11(i,1)]=ANDKL(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(3
),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,e,mod);
case {3}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NORKL(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(3
),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,e,mod);
case {4}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ORKL(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(3)
,1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,e,mod);
case {5}
[k(x(1),1),l(x(1),1)]=NOTKL(k(x(2),1),l(x(2),1),rg);
case {6}
[k(x(1),1),l(x(1),1)]=BUFFKL(k(x(2),1),l(x(2),1),rg);
case {7}
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(3
),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,e,mod);
%case {8}
%[k(x(1),1),l(x(1),1)]=XNORKL(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg);
end
elseif ~conC&&conD
rg1=1;
switch x(5)
case {1}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(
x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {2}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {3}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {4}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(
3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {5}
[k(x(1),1),l(x(1),1)]=NOTKL(k(x(2),1),l(x(2),1),rg);
case {6}
[k(x(1),1),l(x(1),1)]=BUFFKL(k(x(2),1),l(x(2),1),rg);
case {7}
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
%case {8}
%[k(x(1),1),l(x(1),1)]=XNORKL(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg);
end
elseif ~conD&&conC
rg2=1;
switch x(5)
46

case {1}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(
x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {2}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {3}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {4}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(
3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {5}
[k(x(1),1),l(x(1),1)]=NOTKL(k(x(2),1),l(x(2),1),rg);
case {6}
[k(x(1),1),l(x(1),1)]=BUFFKL(k(x(2),1),l(x(2),1),rg);
case {7}
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
%case {8}
%[k(x(1),1),l(x(1),1)]=XNORKL(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg);
end
elseif ~conA&&~conB
rg1=1;
rg2=1;
switch x(5)
case {1}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(
x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {2}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {3}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {4}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(
3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {5}
[k(x(1),1),l(x(1),1)]=NOTKL(k(x(2),1),l(x(2),1),rg);
case {6}
[k(x(1),1),l(x(1),1)]=BUFFKL(k(x(2),1),l(x(2),1),rg);
case {7}
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
%case {8}
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%[k(x(1),1),l(x(1),1)]=XNORKL(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg);
end
elseif ~conA&&conB
rg1=1;
switch x(5)
case {1}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(
x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {2}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {3}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {4}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(
3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {5}
[k(x(1),1),l(x(1),1)]=NOTKL(k(x(2),1),l(x(2),1),rg);
case {6}
[k(x(1),1),l(x(1),1)]=BUFFKL(k(x(2),1),l(x(2),1),rg);
case {7}
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
%case {8}
%[k(x(1),1),l(x(1),1)]=XNORKL(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg);
end
elseif ~conB&&conA
rg2=1;
switch x(5)
case {1}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(
x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {2}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ANDKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {3}
[k(x(1),1),l(x(1),1),theta11(i,1)]=NORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {4}
[k(x(1),1),l(x(1),1),theta11(i,1)]=ORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(
3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
case {5}
[k(x(1),1),l(x(1),1)]=NOTKL(k(x(2),1),l(x(2),1),rg);
case {6}
[k(x(1),1),l(x(1),1)]=BUFFKL(k(x(2),1),l(x(2),1),rg);
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case {7}
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_I(k(x(2),1),l(x(2),1),P_(x(2),1),k(x
(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg,rg1,rg2,mod);
%case {8}
%[k(x(1),1),l(x(1),1)]=XNORKL(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg);
end
end
if k(x(1))<0.5||l(x(1))<0.5
%fprintf('k or l is small than 0.5\r\n');
ei=i;
%break;
elseif k(x(1))>1||l(x(1))>1
fprintf('k or l is larger than 1\r\n');
ei=i;
%break;
elseif isnan(k(x(1)))||isnan(l(x(1)))
fprintf('k or l NAN\r\n');
ei=i;
break;
end
end
%T_Z=toc;
for i=1:Num_node
%rs(i,1)=ks(i,1)*P_(i,1)+ls(i,1)*(1-P_(i,1));
r(i,1)=k(i,1)*P_(i,1)+l(i,1)*(1-P_(i,1));
errk(i,1)=100*(ks(i,1)-k(i,1))/ks(i,1);
errl(i,1)=100*(ls(i,1)-l(i,1))/ls(i,1);
errr(i,1)=100*(rs(i,1)-r(i,1))/rs(i,1);
end
raver=sum(abs(errr(Output)))/Num_output
rmax=max(abs(errr(Output)))
errr(Output);
PQ=ks.*P_+(1-ls).*(1-P_);
rPGM=PQ.*P_+(1-PQ).*(1-P_);
errPGM=100*(rs-rPGM)./rs;
raverPGM=sum(abs(errPGM(Output)))/Num_output
rmaxPGM=max(abs(errPGM(Output)))
rmaxMC=max(rs(Output))
rminMC=min(rs(Output))
Reliability Bounds
T1;
kiv=1;
liv=1;
k_up=ones(Num_node,1);
l_up=ones(Num_node,1);
k_low=ones(Num_node,1);
l_low=ones(Num_node,1);
r_up=ones(Num_node,1);
r_low=ones(Num_node,1);
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ks=100*ones(Num_node,1);
ls=100*ones(Num_node,1);
r=100*ones(Num_node,1);
rs=100*ones(Num_node,1);
ks_counter=zeros(Num_node,1);
ls_counter=zeros(Num_node,1);
rs_counter=zeros(Num_node,1);
rs_counter(Input)=MC;
r_mul_counter=0;
r_pro=1;
P_=zeros(Num_node,1);
P_counter=zeros(Num_node,1);
theta11=100*ones(Num_gate,1);
thetaAND=zeros(Num_output*(Num_output-1)/2,1);
thetaOut=zeros(Num_output,1);
counter0=zeros(Num_node,1);
counter0_=zeros(Num_node,1);
counter1=zeros(Num_node,1);
counter1_=zeros(Num_node,1);
errk=zeros(Num_node,1);
errl=zeros(Num_node,1);
errr=zeros(Num_node,1);
r_counter=zeros(Num_node,1);
counter00=0;
cz11=0;
Countert=0;
Countert2=0;
rtest=0;
cta=0;
ctb=0;
mod=0;
%Circuit level
%CL=Circuit_Level(Gates,Num_gate,Num_node);
e=2;
%%separate gates matrix into two
v_norm=find(Gates(:,1)==Output(size(Output,1)),1);
Num_gate_norm=v_norm;
Num_gate_AND=v_norm+Num_output*(Num_output-1)/2;
Gates_norm=Gates(1:v_norm,:);
Gates_out=Gates(v_norm+1:Num_gate,:);
tic;
for i=1:Num_input
k(Input(i))=kiv; l(Input(i))=liv; ks(Input(i))=kiv; ls(Input(i))=liv;
end
%P*
tic;
for i=1:MC
NodevecP=zeros(Num_node,1);
for j=1:Num_input
if (rand(1)<P_in)
NodevecP(Input(j),1)=1;
else
NodevecP(Input(j),1)=0;
end
P_(Input(j),1)=P_in;
end
for j=1:Num_gate
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x=Gates(j,:);
switch x(5)
case {1}
NodevecP(x(1),1)=1-NodevecP(x(2),1)*NodevecP(x(3),1);
case {2}
NodevecP(x(1),1)=NodevecP(x(2),1)*NodevecP(x(3),1);
case {3}
NodevecP(x(1),1)=1-or(NodevecP(x(2),1),NodevecP(x(3),1));
case {4}
NodevecP(x(1),1)=or(NodevecP(x(2),1),NodevecP(x(3),1));
case {5}
NodevecP(x(1),1)=1-NodevecP(x(2),1);
case {6}
NodevecP(x(1),1)=NodevecP(x(2),1);
case {7}
NodevecP(x(1),1)=xor(NodevecP(x(2),1),NodevecP(x(3),1));
end
if (NodevecP(x(1),1)==1)
P_counter(x(1),1)=P_counter(x(1),1)+1;
end
end
end
P_=P_counter/MC+P_;
T_P_=toc;
%k,l simulation
tic;
for i=1:MC
Nodevec=zeros(Num_node,1);
for ci=1:Num_input
if (rand(1)<P_in)
Nodevec(Input(ci),1)=1;
else
Nodevec(Input(ci),1)=0;
end
end
Nodevec_=Nodevec;
for j_=1:Num_gate
x_=Gates(j_,:);
switch x_(5)
case {1}
Nodevec_(x_(1),1)=1-Nodevec_(x_(2),1)*Nodevec_(x_(3),1);
case {2}
Nodevec_(x_(1),1)=Nodevec_(x_(2),1)*Nodevec_(x_(3),1);
case {3}
Nodevec_(x_(1),1)=1-or(Nodevec_(x_(2),1),Nodevec_(x_(3),1));
case {4}
Nodevec_(x_(1),1)=or(Nodevec_(x_(2),1),Nodevec_(x_(3),1));
case {5}
Nodevec_(x_(1),1)=1-Nodevec_(x_(2),1);
case {6}
Nodevec_(x_(1),1)=Nodevec_(x_(2),1);
case {7}
Nodevec_(x_(1),1)=Nodevec_(x_(2),1)*(1Nodevec_(x_(3),1))+Nodevec_(x_(3),1)*(1-Nodevec_(x_(2),1));
end
if rand(1)<rg
switch x_(5)
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case {1}
Nodevec(x_(1),1)=1-Nodevec(x_(2),1)*Nodevec(x_(3),1);
case {2}
Nodevec(x_(1),1)=Nodevec(x_(2),1)*Nodevec(x_(3),1);
case {3}
Nodevec(x_(1),1)=1-or(Nodevec(x_(2),1),Nodevec(x_(3),1));
case {4}
Nodevec(x_(1),1)=or(Nodevec(x_(2),1),Nodevec(x_(3),1));
case {5}
Nodevec(x_(1),1)=1-Nodevec(x_(2),1);
case {6}
Nodevec(x_(1),1)=Nodevec(x_(2),1);
case {7}
Nodevec(x_(1),1)=Nodevec(x_(2),1)*(1Nodevec(x_(3),1))+Nodevec(x_(3),1)*(1-Nodevec(x_(2),1));
end
else
switch x_(5)
case {1}
Nodevec(x_(1),1)=Nodevec(x_(2),1)*Nodevec(x_(3),1);
case {2}
Nodevec(x_(1),1)=1-Nodevec(x_(2),1)*Nodevec(x_(3),1);
case {3}
Nodevec(x_(1),1)=or(Nodevec(x_(2),1),Nodevec(x_(3),1));
case {4}
Nodevec(x_(1),1)=1-or(Nodevec(x_(2),1),Nodevec(x_(3),1));
case {5}
Nodevec(x_(1),1)=Nodevec(x_(2),1);
case {6}
Nodevec(x_(1),1)=1-Nodevec(x_(2),1);
case {7}
Nodevec(x_(1),1)=Nodevec(x_(2),1)*Nodevec(x_(3),1)+(1Nodevec(x_(3),1))*(1-Nodevec(x_(2),1));
end
end
if (Nodevec_(x_(1),1)==1)
counter1_(x_(1),1)=counter1_(x_(1),1)+1;
if (Nodevec(x_(1),1)==1)
ks_counter(x_(1),1)=ks_counter(x_(1),1)+1;
rs_counter(x_(1),1)=rs_counter(x_(1),1)+1;
end
elseif Nodevec_(x(1),1)==0
counter0_(x_(1),1)=counter0_(x_(1),1)+1;
if Nodevec(x_(1),1)==0
ls_counter(x_(1),1)=ls_counter(x_(1),1)+1;
rs_counter(x_(1),1)=rs_counter(x_(1),1)+1;
end
end
end
if Nodevec_(Output)==Nodevec(Output)
r_mul_counter=r_mul_counter+1;
end
end
for i=1:Num_node
if counter1_(i)~=0
ks(i)=ks_counter(i)/counter1_(i);
end
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if counter0_(i)~=0
ls(i)=ls_counter(i)/counter0_(i);
end
end
rs=rs_counter/MC;
r_joint=r_mul_counter/MC;
T_MC=toc;
%k,l upper bound
tic;
xp=Gates(:,1:3);
for i=1:Num_gate_norm
x=Gates(i,:);
conA=isempty(find(Input==x(2)));
conB=isempty(find(Input==x(3)));
conC=isempty(find(xp(find(xp(:,1)==x(2)),2:3)==x(3)));
conD=isempty(find(xp(find(xp(:,1)==x(3)),2:3)==x(2)));
rg1=rg;
rg2=rg;
if ~conC&&conD
rg1=1;
elseif ~conD&&conC
rg2=1;
elseif ~conB&&conA
rg2=1;
elseif ~conB&&~conA
rg1=1;
rg2=1;
elseif ~conA&&conB
rg1=1;
end
switch x(5)
case {1}
[k_up(x(1),1),l_up(x(1),1)]=NANDKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1)
,l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1,r
g2);
case {2}
[k_up(x(1),1),l_up(x(1),1)]=ANDKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1),
l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1,rg
2);
case {3}
[k_up(x(1),1),l_up(x(1),1)]=NORKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1),
l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1,rg
2);
case {4}
[k_up(x(1),1),l_up(x(1),1)]=ORKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1),l
_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1,rg2
);
case {5}
[k_up(x(1),1),l_up(x(1),1)]=NOTKL_up(k_up(x(2),1),l_up(x(2),1),rg);
case {6}
[k_up(x(1),1),l_up(x(1),1)]=BUFFKL_up(k_up(x(2),1),l_up(x(2),1),rg);
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case {7}
[k_up(x(1),1),l_up(x(1),1)]=XORKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1),
l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1,rg
2);
%case {8}
%[k(x(1),1),l(x(1),1)]=XNORKL(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(
3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg);
end
if k_up(x(1))<0.5||l_up(x(1))<0.5
fprintf('k or l up is small than 0.5\r\n'); ei=i; %break;
elseif k_up(x(1))>1||l_up(x(1))>1
fprintf('k or l up is larger than 1\r\n'); ei=i; %break;
elseif isnan(k_up(x(1)))||isnan(l_up(x(1)))
fprintf('k or l up NAN\r\n');
ei=i;
break;
end
end
tic;
xp=Gates(:,1:3);
for i=1:Num_gate_norm
x=Gates(i,:);
conA=isempty(find(Input==x(2)));
conB=isempty(find(Input==x(3)));
conC=isempty(find(xp(find(xp(:,1)==x(2)),2:3)==x(3)));
conD=isempty(find(xp(find(xp(:,1)==x(3)),2:3)==x(2)));
rg1=rg;
rg2=rg;
if ~conC&&conD
rg1=1;
elseif ~conD&&conC
rg2=1;
elseif ~conB&&conA
rg2=1;
elseif ~conB&&~conA
rg1=1;
rg2=1;
elseif ~conA&&conB
rg1=1;
end
switch x(5)
case {1}
[k_low(x(1),1),l_low(x(1),1)]=NANDKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2)
,1),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg
1,rg2,flag);
case {2}
[k_low(x(1),1),l_low(x(1),1)]=ANDKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2),
1),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1
,rg2,flag);
case {3}
[k_low(x(1),1),l_low(x(1),1)]=NORKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2),
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1),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1
,rg2,flag);
case {4}
[k_low(x(1),1),l_low(x(1),1)]=ORKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1
),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1,
rg2,flag);
case {5}
[k_low(x(1),1),l_low(x(1),1)]=NOTKL_low(k_low(x(2),1),l_low(x(2),1),rg);
case {6}
[k_low(x(1),1),l_low(x(1),1)]=BUFFKL_low(k_low(x(2),1),l_low(x(2),1),rg);
case {7}
[k_low(x(1),1),l_low(x(1),1)]=XORKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2),
1),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),rg,rg1
,rg2);
%case {8}
%[k(x(1),1),l(x(1),1)]=XNORKL(k(x(2),1),l(x(2),1),P_(x(2),1),k(x(
3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),rg);
end
if k_low(x(1))<0.5||l_low(x(1))<0.5
fprintf('k or l low is small than 0.5\r\n'); ei=i; %break;
elseif k_low(x(1))>1||l_low(x(1))>1
fprintf('k or l low is larger than 1\r\n'); ei=i; %break;
elseif isnan(k_low(x(1)))||isnan(l_low(x(1)))
fprintf('k or l low NAN\r\n');
ei=i;
break;
end
end
% % Reliability of outputs
% for i=Num_gate_norm+1:Num_gate_AND
%
x=Gates(i,:);
%
if P_(x(2))~=0&&P_(x(3))~=0
%
thetaAND(i-Num_gate_norm,1)=(P_(x(1))P_(x(2))*P_(x(3)))/sqrt(P_(x(2))*(1-P_(x(2)))*P_(x(3))*(1-P_(x(3))));
%
else
%
thetaAND(i-Num_gate_norm,1)=0;
%
end
% end
%
% for i=2:Num_output
%
thetaOut(i)=max(abs(thetaAND((i-1)*(i-2)/2+1:i*(i-1)/2)));
% end
% % thetaOut=ones(Num_output,1);
% %%multiple output
% for i=Num_gate_AND+1:Num_gate
%
x=Gates(i,:);
%
conA=isempty(find(Input==x(2)));
%
conB=isempty(find(Input==x(3)));
%
conC=isempty(find(xp(find(xp(:,1)==x(2)),2:3)==x(3)));
%
conD=isempty(find(xp(find(xp(:,1)==x(3)),2:3)==x(2)));
%
if i==Num_gate_AND+1
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%
rg1=rg;
%
rg2=rg;
%
if conA&&conB&&conC&&conD
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_Out(k(x(2),1),l(x(2),1),P_(x(2),1),k
(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conC&&conD
%
rg1=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conD&&conC
%
rg2=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conA&&~conB
%
rg1=1;
%
rg2=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conA&&conB
%
rg1=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conB&&conA
%
rg2=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
end
%
else
%
rg1=1;
%
rg2=1;
%
if conA&&conB&&conC&&conD
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_Out2(k(x(2),1),l(x(2),1),P_(x(2),1),
k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conC&&conD
%
rg1=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI2(k(x(2),1),l(x(2),1),P_(x(2),1)
,k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conD&&conC
%
rg2=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI2(k(x(2),1),l(x(2),1),P_(x(2),1)
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,k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conA&&~conB
%
rg1=1;
%
rg2=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI2(k(x(2),1),l(x(2),1),P_(x(2),1)
,k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conA&&conB
%
rg1=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI2(k(x(2),1),l(x(2),1),P_(x(2),1)
,k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
elseif ~conB&&conA
%
rg2=1;
%
[k(x(1),1),l(x(1),1),theta11(i,1)]=XORKL_OutI2(k(x(2),1),l(x(2),1),P_(x(2),1)
,k(x(3),1),l(x(3),1),P_(x(3),1),P_(x(1),1),1,rg1,rg2,mod,thetaOut(iNum_gate_AND+1));
%
end
%
end
% end
%T_Z=toc;
for i=1:Num_node
r_up(i,1)=max(k_up(i),l_up(i));
r_low(i,1)=min(k_low(i),l_low(i));
end
for i=1:Num_output
r_pro=r_pro*rs(Output(i),1);
end
Reliability Allocation
% T1;
%circuit level development
Circuit_level;
Cir_level=max(Gates(:,6));
%ro_up=ones(Num_output,41);
%circuit polynomial development
p=zeros(1,max(Gates(:,6)));
p1=zeros(1,max(Gates(:,6)));
rs_counter=zeros(Num_node,1);
% p=zeros(21,2);
for iAU=1:regression_fac
if iAU ~= 1
alpha(1,iAU) = 1+0.2*rand(1);
Rout(1,iAU) = 0.95+0.05*rand(1);
elseif iAU == 1
alpha(1,iAU) = 1;
Rout(1,iAU) = 1;
end
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r0 = Rout(1,iAU)/alpha(1,iAU)^(Cir_level-1);
for irg = 1:Cir_level
rg(irg,1) = r0*alpha(1,iAU)^(Cir_level-irg);
end
for irgx = 1:Num_gate
index = Gates(irgx,:);
rg_ex(irgx,1) = rg(index(6));
end
rg_std = std_gate*ones(Num_gate,1);

%

Gates1 = [Gates,rg_ex];
Gates3 = [Gates,rg_std];
MC_RealValue;
r_up=ones(Num_node,1);
r_low=ones(Num_node,1);
k_up=ones(Num_node,1);
k_upstd=ones(Num_node,1);
l_up=ones(Num_node,1);
l_upstd=ones(Num_node,1);
k_low=ones(Num_node,1);
k_lowstd=ones(Num_node,1);
l_low=ones(Num_node,1);
l_lowstd=ones(Num_node,1);
xp=Gates1(:,1:3);
for i=1:Num_gate
x=Gates1(i,:);
conA=isempty(find(Input==x(2)));
conB=isempty(find(Input==x(3)));
conC=isempty(find(xp(find(xp(:,1)==x(2)),2:3)==x(3)));
conD=isempty(find(xp(find(xp(:,1)==x(3)),2:3)==x(2)));
rg1=x(7);
rg2=x(7);
if ~conC&&conD
rg1=1;
elseif ~conD&&conC
rg2=1;
elseif ~conB&&conA
rg2=1;
elseif ~conB&&~conA
rg1=1;
rg2=1;
elseif ~conA&&conB
rg1=1;
end
switch x(5)
case {1}

[k_up(x(1),1),l_up(x(1),1)]=NANDKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1)
,l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),rg1
,rg2);
case {2}
[k_up(x(1),1),l_up(x(1),1)]=ANDKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1),
l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),rg1,
rg2);
case {3}
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[k_up(x(1),1),l_up(x(1),1)]=NORKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1),
l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),rg1,
rg2);
case {4}
[k_up(x(1),1),l_up(x(1),1)]=ORKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1),l
_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),rg1,r
g2);
case {5}
[k_up(x(1),1),l_up(x(1),1)]=NOTKL_up(k_up(x(2),1),l_up(x(2),1),x(7));
case {6}
[k_up(x(1),1),l_up(x(1),1)]=BUFFKL_up(k_up(x(2),1),l_up(x(2),1),x(7));
case {7}
[k_up(x(1),1),l_up(x(1),1)]=XORKL_up(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1),
l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),rg1,
rg2);
end
end
xp=Gates1(:,1:3);
for i=1:Num_gate
x=Gates1(i,:);
conA=isempty(find(Input==x(2)));
conB=isempty(find(Input==x(3)));
conC=isempty(find(xp(find(xp(:,1)==x(2)),2:3)==x(3)));
conD=isempty(find(xp(find(xp(:,1)==x(3)),2:3)==x(2)));
rg1=(x(6));
rg2=(x(6));
if ~conC&&conD
rg1=1;
elseif ~conD&&conC
rg2=1;
elseif ~conB&&conA
rg2=1;
elseif ~conB&&~conA
rg1=1;
rg2=1;
elseif ~conA&&conB
rg1=1;
end
switch x(5)
case {1}
[k_low(x(1),1),l_low(x(1),1)]=NANDKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2)
,1),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),
rg1,rg2,flag);
case {2}
[k_low(x(1),1),l_low(x(1),1)]=ANDKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2),
1),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),r
g1,rg2,flag);
case {3}
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[k_low(x(1),1),l_low(x(1),1)]=NORKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2),
1),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),r
g1,rg2,flag);
case {4}
[k_low(x(1),1),l_low(x(1),1)]=ORKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2),1
),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),rg
1,rg2,flag);
case {5}
[k_low(x(1),1),l_low(x(1),1)]=NOTKL_low(k_low(x(2),1),l_low(x(2),1),x(7));
case {6}
[k_low(x(1),1),l_low(x(1),1)]=BUFFKL_low(k_low(x(2),1),l_low(x(2),1),x(7));
case {7}
[k_low(x(1),1),l_low(x(1),1)]=XORKL_low(k_up(x(2),1),l_up(x(2),1),k_low(x(2),
1),l_low(x(2),1),k_up(x(3),1),l_up(x(3),1),k_low(x(3),1),l_low(x(3),1),x(7),r
g1,rg2);
end
end
xp=Gates3(:,1:3);
for i=1:Num_gate
x=Gates3(i,:);
conA=isempty(find(Input==x(2)));
conB=isempty(find(Input==x(3)));
conC=isempty(find(xp(find(xp(:,1)==x(2)),2:3)==x(3)));
conD=isempty(find(xp(find(xp(:,1)==x(3)),2:3)==x(2)));
rg1=x(7);
rg2=x(7);
if ~conC&&conD
rg1=1;
elseif ~conD&&conC
rg2=1;
elseif ~conB&&conA
rg2=1;
elseif ~conB&&~conA
rg1=1;
rg2=1;
elseif ~conA&&conB
rg1=1;
end
switch x(5)
case {1}
[k_upstd(x(1),1),l_upstd(x(1),1)]=NANDKL_up(k_upstd(x(2),1),l_upstd(x(2),1),k
_lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x(3
),1),l_lowstd(x(3),1),x(7),rg1,rg2);
case {2}
[k_upstd(x(1),1),l_upstd(x(1),1)]=ANDKL_up(k_upstd(x(2),1),l_upstd(x(2),1),k_
lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x(3)
,1),l_lowstd(x(3),1),x(7),rg1,rg2);
case {3}
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[k_upstd(x(1),1),l_upstd(x(1),1)]=NORKL_up(k_upstd(x(2),1),l_upstd(x(2),1),k_
lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x(3)
,1),l_lowstd(x(3),1),x(7),rg1,rg2);
case {4}
[k_upstd(x(1),1),l_upstd(x(1),1)]=ORKL_up(k_upstd(x(2),1),l_upstd(x(2),1),k_l
owstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x(3),
1),l_lowstd(x(3),1),x(7),rg1,rg2);
case {5}
[k_upstd(x(1),1),l_upstd(x(1),1)]=NOTKL_up(k_upstd(x(2),1),l_upstd(x(2),1),x(
7));
case {6}
[k_upstd(x(1),1),l_upstd(x(1),1)]=BUFFKL_up(k_upstd(x(2),1),l_upstd(x(2),1),x
(7));
case {7}
[k_upstd(x(1),1),l_upstd(x(1),1)]=XORKL_up(k_upstd(x(2),1),l_upstd(x(2),1),k_
lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x(3)
,1),l_lowstd(x(3),1),x(7),rg1,rg2);
end
end
xp=Gates3(:,1:3);
for i=1:Num_gate
x=Gates3(i,:);
conA=isempty(find(Input==x(2)));
conB=isempty(find(Input==x(3)));
conC=isempty(find(xp(find(xp(:,1)==x(2)),2:3)==x(3)));
conD=isempty(find(xp(find(xp(:,1)==x(3)),2:3)==x(2)));
rg1=(x(6));
rg2=(x(6));
if ~conC&&conD
rg1=1;
elseif ~conD&&conC
rg2=1;
elseif ~conB&&conA
rg2=1;
elseif ~conB&&~conA
rg1=1;
rg2=1;
elseif ~conA&&conB
rg1=1;
end
switch x(5)
case {1}
[k_lowstd(x(1),1),l_lowstd(x(1),1)]=NANDKL_low(k_upstd(x(2),1),l_upstd(x(2),1
),k_lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(
x(3),1),l_lowstd(x(3),1),x(7),rg1,rg2,flag);
case {2}
[k_lowstd(x(1),1),l_lowstd(x(1),1)]=ANDKL_low(k_upstd(x(2),1),l_upstd(x(2),1)
,k_lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x
(3),1),l_lowstd(x(3),1),x(7),rg1,rg2,flag);
case {3}
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[k_lowstd(x(1),1),l_lowstd(x(1),1)]=NORKL_low(k_upstd(x(2),1),l_upstd(x(2),1)
,k_lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x
(3),1),l_lowstd(x(3),1),x(7),rg1,rg2,flag);
case {4}
[k_lowstd(x(1),1),l_lowstd(x(1),1)]=ORKL_low(k_upstd(x(2),1),l_upstd(x(2),1),
k_lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x(
3),1),l_lowstd(x(3),1),x(7),rg1,rg2,flag);
case {5}
[k_lowstd(x(1),1),l_lowstd(x(1),1)]=NOTKL_low(k_lowstd(x(2),1),l_lowstd(x(2),
1),x(7));
case {6}
[k_lowstd(x(1),1),l_lowstd(x(1),1)]=BUFFKL_low(k_lowstd(x(2),1),l_lowstd(x(2)
,1),x(7));
case {7}
[k_lowstd(x(1),1),l_lowstd(x(1),1)]=XORKL_low(k_upstd(x(2),1),l_upstd(x(2),1)
,k_lowstd(x(2),1),l_lowstd(x(2),1),k_upstd(x(3),1),l_upstd(x(3),1),k_lowstd(x
(3),1),l_lowstd(x(3),1),x(7),rg1,rg2);
end
end
for j=1:Num_node
r_up(j,1)=max(k_up(j),l_up(j));
r_low(j,1)=min(k_low(j),l_low(j));
r_upstd(j,1) = max(k_upstd(j),l_upstd(j));
end
for j=1:Num_output
ro_up(j,iAU)=r_up(Output(j));
ro_upstd(j,iAU) = r_upstd(Output(j));
end
end
ro_upave = sum(ro_up)/Num_output;
ro_upavestd = sum(ro_upstd)/Num_output;
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